Lopez C. M., et al. , Jan. 2014, An implantable 455-active-electrode 52-channel CMOS neural probe, IEEE J. Solid-State Circuits, Vol. 49, No. 1, pp. 248-261

Salam M. T., Perez Velazquez J. L., Genov R., Jun. 2016, Seizure Suppression Efficacy of Closed-Loop Versus Open-Loop Deep Brain Stimulation in a Rodent Model of Epilepsy, IEEE Trans. Neural Syst. Rehabil. Eng., Vol. 24, No. 6, pp. 710-719

Ramkaj A. T., Strackx M., Steyaert M. S. J., Tavernier F., 2018, A 1.25-GS/s 7-b SAR ADC With 36.4-dB SNDR at 5 GHz Using Switch-Bootstrapping, USPC DAC and Triple-Tail Comparator in 28-nm CMOS, IEEE J. Solid-State Circuits, Vol. 53, No. 7, pp. 1889-1901

Rahimi E., Yavari M., 2014, Energy-efficient high-accuracy switching method for SAR ADCs, Electron. Lett., Vol. 50, No. 7, pp. 499-501

Zhu Y., et al. , 2010, A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS, IEEE J. Solid-State Circuits, Vol. 45, No. 6, pp. 1111-1121

Wu J., Li F., Zhang C., Jan. 2014, An asynchronous SAR ADC with gate-controlled ring oscillator for multi-phase clock generator, in Proceedings - 2014 IEEE 12th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2014

Liang Y., Zhu Z., Ding R., Oct. 2015, A 10-bit 300-MS/s asynchronous SAR ADC with strategy of optimizing settling time for capacitive DAC in 65 nm CMOS, Microelectronics J., Vol. 46, No. 10, pp. 988-995

Van Der Goes F., et al. , Dec. 2014, A 1.5 mW 68 dB SNDR 80 Ms/s 2${\times}$ interleaved pipelined SAR ADC in 28 nm CMOS, IEEE J. Solid-State Circuits, Vol. 49, No. 12, pp. 2835-2845